

VERIFICATION OF A TRANSLATION

I, the below named translator, hereby declare that:

My name and post office address are as stated below;

That I am knowledgeable in the English language and in the language in which the below identified Japanese patent application was filed, and that I believe the English translation of the Japanese Patent Application No. 2000-165271 filed on June 2, 2000 is a true and complete translation of the above identified application as filed.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application of any patent issued thereon.

Date .

December 4, 2006

Full name of the translator

TAKAJO Sadaaki

Signature of the translator

Tapajo Sadaaki.

Post Office Address

SHIMBASHI FRONTIER Bld.7th Floor 4-5, Shimbashi 3-chome Minato-ku, Tokyo 105-0004 Japan [DOCUMENT NAME]

Application for Patent

[REFERENCE NO.]

99140

[FILING DATE]

June 2, 2000

[ADDRESS TO]

Director General of the Patent Office

[INTERNATIONAL PATENT CLASSIFICATION]

H04N 5/335

[TITLE OF THE INVENTION]

SOLID-STATE ELECTRONIC IMAGING

DEVICE AND METHOD OF CONTROLLING

OPERATION THREREOF

[INVENTOR]

[Address]

c/o Fuji Photo Film Co., LTD.

11-46, Senzui 3-chome, Asaka-shi,

Saitama

[Name]

Takeshi MISAWA

[APPLICANT FOR PATENT]

[Identification No.]

000005201

[Name]

FUJI PHOTO FILM CO., LTD.

[AGENT]

[Identification No.]

100080322

[Patent Attorney]

[Name]

Kenji USHIKU

[AGENT]

[Identification No.]

100104651

[Patent Attorney]

[Name]

Tadashi INOUE

[Telephone No.]

03-3593-2401

[REPRESENTATION OF FEE]

[Prepayment Register No.] 006932

[Amount of Payment]

¥21000

[LIST OF FILING ITEMS]

[Name of Items] Specification 1
[Name of Items] Drawings 1
[Name of Items] Abstract 1

[General Power of Attorney No.] 9800030
[General Power of Attorney No.] 9800031

[NEED OF PROOF] YES

[DOCUMENT NAME]

10

15

20

25

SPECIFICATION

[TITLE OF THE INVENTION]

SOLID-STATE ELECTRONIC IMAGING DEVICE AND METHOD OF CONTROLLING OPERTION THEREOF

5 [Scope of Claims for a Patent]

[Claim 1] A solid-state electronic imaging device comprising:

a lot of photoelectric conversion elements arranged in the column direction and the row direction;

vertical transfer paths for transferring signal charges respectively accumulated in said photoelectric conversion elements in the vertical direction;

transfer gates for respectively shifting the signal charges accumulated in the photoelectric conversion elements to said vertical transfer paths upon receipt of transfer gate pulses;

a horizontal transfer path for horizontally transferring the signal charges transferred from the vertical transfer paths;

conversion elements such that the order of color signal components respectively represented by the signal charges substantially corresponding to one row which are inputted to the horizontal transfer path in reading out all pixels is a repetition of a red signal component, a green signal component, a blue signal component, and a green signal component, and the respective timings at which the red signal component and the

blue signal component are outputted in odd rows are reverse to those in even rows; and

readout control means for applying the transfer gate pulses to said transfer gates such that the order of color signal components respectively represented by the signal charges substantially corresponding to one row which are inputted to the horizontal transfer path is a repetition of a red signal component, a green signal component, a blue signal component, and a green signal component in every other row, and the respective timings at which the red signal component and the blue signal component are outputted in odd rows are reverse to those in even rows.

10

15

25

[Claim 2] The solid-state electronic imaging device according to claim 1, wherein

said photoelectric conversion elements are in a honeycomb arrangement where they are arranged in odd rows or even rows with respect to odd columns and arranged in even rows or odd rows with respect to even columns, and

the color filters which allow the transmission of a green light component are respectively arranged in said 20 photoelectric conversion elements in odd rows or even rows, and the color filters which allow the transmission of a blue or red light component are alternately arranged for each column and for each row in said photoelectric conversion elements in even rows or odd rows.

[Claim 3] The solid-state electronic imaging device according to claim 1, wherein

said color filters are in a G-stripe R/B checkered arrangement where the color filters which allow the transmission of a green light component are arranged in a vertical stripe shape, and the color filters which allow the transmission of a blue or red light component are arranged in a checkered shape.

[Claim 4] In a solid-state electronic imaging device comprising a lot of photoelectric conversion elements arranged in the column direction and the row direction, vertical transfer paths for transferring signal charges respectively accumulated in said photoelectric conversion elements in the vertical direction, transfer gates for respectively shifting the signal charges accumulated in the photoelectric conversion elements to said vertical transfer path upon receipt of transfer gate pulses, and a horizontal transfer path for horizontally transferring the signal charge transferred from the horizontal transfer paths, a method of controlling the operation of the solid-state electronic imaging device is characterized in that

forming color filters respectively on the photoelectric conversion elements such that the order of color signal components respectively represented by the signal charges substantially corresponding to one row which are inputted to the horizontal transfer path in reading out all pixels is a repetition of a red signal component, a green signal component, a blue signal component, and a green signal component, and the respective timings at which the red signal component and the

blue signal component are outputted in odd rows are reverse to those in even rows, and

applying the transfer gate pulses to said transfer gates such that the order of color signal components respectively represented by the signal charges substantially corresponding to one row which are inputted to the horizontal transfer path is a repetition of a red signal component, a green signal component, a blue signal component, and a green signal component in every other row, and the respective timings at which the red signal component and the blue signal component are outputted in odd rows are reverse to those in even rows. [Detailed Description of the Invention]

[0001]

5

10

15

20

25

[Technical Field]

The present invention relates to a solid-state electronic image imaging device comprising a lot of photoelectric conversion elements arranged in the column direction and the row direction, vertical transfer paths for transferring signal charges respectively accumulated in the photoelectric conversion elements in the vertical direction, transfer gates for respectively shifting the signal charges accumulated in the photoelectric conversion elements to the vertical transfer paths upon receipt of transfer gate pulses, and a horizontal transfer path for horizontally transferring the signal charges transferred from the horizontal transfer paths and a method of controlling the operation thereof.

[0002]

[Background of the Invention]

A CCD in a honeycomb arrangement where photoelectric conversion elements are arranged in odd rows or even rows with respect to odd columns and arranged in even rows or odd rows with respect to even columns has been developed. In the CCD of the honeycomb arrangement, color filters which allow the transmission of a blue or red light component are respectively arranged on the photoelectric conversion elements in odd rows or even rows, and color filters which allow the transmission of a blue or red light component are alternately arranged for each column and for each row on the photoelectric conversion elements in even rows or odd rows.

[0003]

5

10

15

20

25

In the CCD of the honeycomb arrangement, when signal charges are respectively shifted from the photoelectric conversion elements to the vertical transfer paths and are thinned such that the amount of signal charges is reduced to half, the signal charges outputted from the vertical transfer paths may, in some cases, be the same as signal charges obtained in a case where the same color filters arrangement is arranged on the photoelectric conversion elements of all rows. For example, the signal charges may be same as those in a solid-state electronic imaging device where color filters which allow the transmission of an R (red), G (green) or B (blue) light component are arranged for each column on the photoelectric conversion elements in all rows. In such a case, when signal charges corresponding to three pixels which are

adjacent in the horizontal direction are mixed to generate complementary colors, all of the columns are white (W), yellow (Ye) or cyan (Cy) (the reason why the complementary colors are generated is that the number of pixels corresponding to the signal charges is substantially reduced to one-third by generating the complementary colors, thereby making it possible to increase the speed of transfer).

[0004]

10

15

20

In order to reproduce signals representing the generated complementary colors to an RGB color signal, signals representing three complementary colors, i.e., white, yellow and cyan are required. Unless signal charges corresponding to four pixels are used in the horizontal direction, the three complementary colors, i.e., white, yellow and cyan cannot be obtained. Even if signal processing is devised, therefore, false signals are increased.

[0005]

Such a problem also arises with a so-called G-stripe B/R checkered color filter arrangement where color filters which allow the transmission of a green light component are arranged in a vertical stripe shape, and color filters which allow the transmission of a blue or red light component are arranged in a checkered shape.

[0006]

25 [Disclosure of the Invention]

An object of the present invention is to prevent a false signal from being generated.

[0007]

10

15

20

25

A solid-state electronic imaging device according to the present invention is characterized by comprising a lot of photoelectric conversion elements arranged in the column direction and the row direction; vertical transfer paths for transferring signal charges respectively accumulated in the photoelectric conversion elements in the vertical direction; transfer gates for respectively shifting the signal charges accumulated in the photoelectric conversion elements to the vertical transfer paths upon receipt of transfer gate pulses; a horizontal transfer path for horizontally transferring the signal charges transferred from the vertical transfer paths; color filters respectively formed on the photoelectric conversion elements such that the order of color signal components respectively represented by the signal charges substantially corresponding to one row which are inputted to the horizontal transfer path in reading out all pixels is a repetition of a red signal component, a green signal component, a blue signal component, and a green signal component, and the respective timings at which the red signal component and the blue signal component are outputted in odd rows are reverse to those in even rows; and readout control means for applying the transfer gate pulses to the transfer gates such that the order of color signal components respectively represented by the signal charges substantially corresponding to one row which are inputted to the horizontal transfer path is a repetition of a red signal component, a green signal component, a blue signal component, and a green signal component in every other row, and the respective timings at which the red signal component and the blue signal component are outputted in odd rows are reverse to those in even rows.

[0008]

5

10

15

20

25

The present invention also provides an operation controlling method suitable for the above-mentioned device. That is, in a solid-state electronic imaging device comprising a lot of photoelectric conversion elements arranged in the column direction and the row direction, vertical transfer paths for transferring signal charges respectively accumulated in the photoelectric conversion elements in the vertical direction, transfer gates for respectively shifting the signal charges accumulated in the photoelectric conversion elements to the vertical transfer paths upon receipt of transfer gate pulses, and a horizontal transfer path for horizontally transferring the signal charges transferred from the horizontal transfer paths, the method is characterized in that color filters are respectively formed on the photoelectric conversion elements such that the order of color signal components respectively represented by the signal charges substantially corresponding to one row which are inputted to the horizontal transfer path in reading out all pixels is a repetition of a red signal component, a green signal component, a blue signal component, and a green signal component, and the respective timings at which the red signal component and the blue signal component are outputted in odd rows are reverse to

those in even rows, and the transfer gate pulses are applied to the transfer gates such that the order of color signal components respectively represented by the signal charges substantially corresponding to one row which are inputted to the horizontal transfer path is a repetition of a red signal component, a green signal component, a blue signal component, and a green signal component in every other row, and the respective timings at which the red signal component and the blue signal component are outputted in odd rows are reverse to those in even rows.

[0009]

10

15

20

25

According to the present invention, the transfer gate pulses are applied to the transfer gates such that the color signal components respectively represented by the signal charges substantially corresponding to one row which are inputted to the horizontal transfer path are repeated every other row in the order of the red signal component, the green signal component, the blue signal component, and the green signal component, and the respective timings at which the red signal component and the blue signal component are outputted in odd rows are reverse to those in even rows.

[0010]

According to the present invention, the color signal components respectively represented by the signal charges substantially corresponding to one row which are inputted to the horizontal transfer path are the red signal component, the green signal component, the blue signal component, and the

green signal component in every other row, and the respective timings at which the red signal component and the blue signal component are outputted in odd rows are reverse to those in even rows. Even if signal charges respectively representing complementary colors are generated from the signal charges respectively representing the red signal component, the green signal component, and the blue signal component, different complementary colors appear in every other row even in the same column. Therefore, the complementary colors can be prevented from being the same for each column, thereby making it possible to prevent a false signal from being generated.

[0011]

10

15

20

25

The photoelectric conversion elements are in a honeycomb arrangement, for example, where they are arranged in odd rows or even rows with respect to odd columns and arranged in even rows or odd rows with respect to even columns. In this case, the color filters which allow the transmission of a green light component are respectively arranged in the photoelectric conversion elements in odd rows or even rows, and the color filters which allow the transmission of a blue or red light component are alternately arranged for each column and for each row in the photoelectric conversion elements in even rows or odd rows.

[0012]

The color filters may be in G-stripe R/B checkered color filter arrangement where the color filters which allow the transmission of a green light component are arranged in a

vertical stripe shape, and the color filters which allow the transmission of a blue or red light component are arranged in a checkered shape.

[0013]

5 [Description of the Preferred Embodiments]

Fig. 1 illustrates a part of a structure of a light receiving surface of a CCD 2.

[0014]

10

15

20

A lot of photodiodes 11 are arranged on the CCD 2. photodiodes 11 are arranged in even rows with respect to odd columns and arranged in odd rows with respect to even columns. They may be arranged in odd rows with respect to odd columns and arranged in even rows with respect to even columns. An R color filter having the property of transmitting a red light component, a B color filter having the property of transmitting a blue light component, or a G color filter having the property of transmitting a green light component is formed on a light receiving region of the photodiode 11. A letter "R" is assigned to the photodiode 11 having the R color filter formed thereon, a letter "B" is assigned to the photodiode 11 having the B color filter formed thereon, and a letter "G" is assigned to the photodiode 11 having the G color filter formed thereon. light receiving region of the photodiode 11 is in a hexagonal shape as viewed from the top.

25 [0015]

A vertical transfer path 12 is formed on the right side (or on the left side) of the photodiodes 11 in each of the

columns. Vertical transfer electrodes V1B and V2 are provided on the right side of the photodiode 11 in the (8m+1)-th row. Vertical transfer electrodes V3B and V4 are provided on the right side of the photodiode 11 in the (8m+2)-th row. Vertical transfer electrodes V5B and V6 are provided on the right side of the photodiode 11 in the (8m+3)-th row. Vertical transfer electrodes V7B and V8 are provided on the right side of the photodiode 11 in the (8m+4)-th row. Vertical transfer electrodes V1A and V2 are provided on the right side of the photodiode 11 in the (8m+5)-th row. Vertical transfer electrodes V3A and V4 are provided on the right side of the photodiode 11 in the (8m+6)-th row. Vertical transfer electrodes V5A and V6 are provided on the right side of the photodiode 11 in the (8m+7)-th row. Vertical transfer electrodes V7A and V8 are provided on the right side of the photodiode 11 in the (8m+8)-th row.

[0016]

10

15

20

25

The vertical transfer electrodes in eight rows from the (8m+1)-th row to the (8m+8)-th row constitute one set. The set is repeated, to form the vertical transfer electrodes on the vertical transfer path 12. From the vertical transfer electrodes V1A to V8, corresponding vertical transfer pulses ϕ V1A to ϕ V8 are respectively fed. Consequently, the signal charges respectively accumulated in the photodiodes 11 are transferred in the row direction (in the vertical direction) along the vertical transfer path 12.

[0017]

A transfer gate 13 for shifting the signal charge accumulated in the photodiode 11 to the vertical transfer path 12 is formed between the photodiode 11 and the vertical transfer electrode 12. When a transfer gate pulse is fed to the transfer gate 13, the signal charge accumulated in the photodiode 11 is shifted to the vertical transfer path 12.

[0018]

5

10

15

20

25

The CCD 2 is further provided at lowermost portion thereof with a horizontal transfer path 15 for transferring the signal charges in the column direction (the horizontal direction) in response to the fed horizontal transfer pulses ϕ H1 to ϕ H6. When the signal charges transferred in the vertical transfer paths 12 are fed to the horizontal transfer path 15, the signal charges are transferred in the horizontal direction, and are outputted to the exterior through an amplification circuit 16.

[0019]

Figs. 2(A), (B) and (C) are timing charts in a case where signal charges respectively accumulated in all the photodiodes 11 in the CCD 2 shown in Fig. 1 are read out (all pixels are read out), where the signal charges accumulated in the photodiodes 11 are shifted to the vertical transfer paths 12. Fig. 5(B) illustrates a time period Δ t1 shown in Fig. 5(A) in enlarged fashion, and Fig. 5(C) illustrates a time period Δ t2 shown in Fig. 5(B) in enlarged fashion.

[0020]

At the time Δ T10, vertical transfer pulses ϕ V1A, V1B, and V5 at an L level are respectively fed to the vertical

transfer electrodes V1A, V1B, and V5. Consequently, potential wells for accumulating the signal charges are respectively formed under the vertical transfer electrodes V1A, V1B, and V5. Vertical transfer electrodes ϕ V3A, ϕ V3B, and ϕ V7 at an L level are respectively fed to the vertical transfer electrodes V3A, V3B, and V7. Consequently, quantum wells are respectively formed under the vertical transfer electrodes V3A, V3B, and V7. Vertical transfer pulses ϕ V4 and ϕ V8 at an H level are respectively fed to the vertical transfer electrodes V4 and V8. Consequently, potential barriers are respectively formed, thereby preventing the signal charges between the different pixels from being mixed.

[0021]

10

25

At the time T11, readout pulses are fed to all the transfer gates 13. Consequently, the signal charges accumulated in all the photodiodes 11 are shifted to the vertical transfer paths 12.

[0022]

Fig. 3 is a timing chart in a case where the signal charges
are transferred in the vertical transfer path 12 in reading out
all pixels.

[0023]

At the time T20, the vertical transfer pulses ϕ V1A and ϕ V1B are respectively fed to the vertical transfer electrodes V1A and V1B, so that the signal charges are accumulated under the vertical transfer electrodes V1A and V1B. At the time T22 in a time period during which the vertical transfer pulses ϕ

V1A and ϕ V1B are at an L level, the vertical transfer pulse ϕ V2 which becomes an L level is fed to the vertical transfer electrode V2. The signal charge under the vertical transfer electrode V1 is transferred to the portion under the vertical transfer electrode V2. Thereafter, at the time T23 in a time period during which the vertical transfer pulse ϕ V2 is at an L level, the vertical transfer pulse ϕ V3 which changes to an L level is fed to the vertical transfer electrode V3. Consequently, the signal charge under the vertical transfer electrode V2 is transferred to the portion under the vertical transfer electrode V3.

[0024]

5

10

15

20

In the same manner, the signal charge is transferred to the portion under the vertical transfer electrode V4 at the time T24. Further, the signal charge is transferred to the portion under the vertical transfer electrode V5 at the time T25, the signal charge is transferred to the portion under the vertical transfer electrode V6 at the time T26, the signal charge is transferred to the portion under the vertical transfer electrode V7 at the time T27, and the signal charge is transferred to the portion under the vertical transfer electrode V8 at the time T28. At the time T29, the signal charge is transferred to the portion under the vertical transfer electrode V9.

25 [0025]

The signal charges are thus vertically transferred toward the horizontal transfer path 15 in the vertical transfer paths

12. The signal charges respectively accumulated in the photodiodes 11 corresponding to two rows are substantially considered as (become) signal charges corresponding to one row which repeat in the order of R, G, B and G, and inputted to the horizontal transfer path 15.

[0026]

Although the above-mentioned transfer is related to the signal charge respectively shifted to the portion under the vertical transfer electrode V1 from the photodiode 11, it goes without saying that the other signal charges are vertically transferred in the vertical transfer path 12 in the same manner.

[0027]

10

15

20

25

When all pixels are read out, the signal charges corresponding to the first two rows which are inputted to the horizontal transfer path 15 are substantially considered as (become) signal charges corresponding to one row and are inputted to the horizontal transfer path 15 which repeat in the order of R, G, B and G. However, the signal charges substantially corresponding to one row which are then inputted is not a repetition of R, G, B and G but a repetition of B, G, R and G. The red component and the blue component out of the color components respectively represented by signal charges substantially corresponding to one row which are inputted to the horizontal transfer path 15 are reverse to each other for each row substantially considered. When the signal charges are mixed to generate complementary color signals every three pixels, therefore, the colors of the complementary color are

different, even if it is a column the same in each considered row. Even when an RGB color signal is generated from signals representing the complementary colors, therefore, a false signal is prevented from being generated.

[0028]

5

10

15

20

25

When the signal charges respectively accumulated in the photodiodes 11 in every two rows are read out in order to perform 1/2 pixel thinning, however, the order of the signal charges substantially corresponding to one row which are inputted to the horizontal transfer path 15 through the vertical transfer paths 12 is always a repetition of R, G, B and G in all rows. When the signal charges are mixed every three pixels, therefore, it becomes a signal charge that always represents the same complementary color about the same row. When the RGB color signal is generated from the complementary color signals, a false color is generated.

[0029]

Figs. 4 to 6(A), (B) and (C) are diagrams for explaining the operation of the CCD for preventing a false color from being generated even if pixel thinning is performed.

[0030]

Fig. 4 illustrates R, G, or B light components represented by the signal charges inputted from the vertical transfer paths 12 to the horizontal transfer path 15 for each considered substantial row as odd rows and even rows.

[0031]

In the present embodiment, the CCD 2 is driven such that

even if pixel thinning (1/2 pixel thinning) is performed, the order of the signal charges inputted to the horizontal transfer path 15 is alternately a repetition of R, G, B and G and a repetition of B, G, R and G for each row substantially considered. When the signal charges corresponding to three pixels respectively representing the color components R, G and B are mixed, the complementary colors in the same column can be prevented from being the same color, thereby making it possible to prevent a false signal from being generated.

[0032]

5

10

15

20

As shown in Fig. 5, the complementary colors in the second column are cyan (Cy) in odd rows, while being yellow (Ye) in even rows, for example. The complementary colors in the first column are white (W). As a result, it is possible to generate an RGB color signal from the complementary colors using the signal charges corresponding to two pixels adjacent along columns corresponding to at least two rows.

[0033]

The generation of the RGB color signal using the signal charges corresponding to two pixels adjacent along columns corresponding to two rows considered can be realized in accordance with the following equations 1 to 3 when three pixels are used.

[0034]

25
$$R_{11} = (2W_{11} + Ye_{21} - 2Cy_{22})/3 \quad \cdots \quad \text{Eq. 1}$$

$$G_{11} = (Ye_{21} + Cy_{22} - W_{11})/3 \quad \cdots \quad \text{Eq. 2}$$

$$B_{11} = (2W_{11} + Cy_{22} - Ye_{21})/3 \quad \cdots \quad \text{Eq. 3}$$

[0035]

The generation of the RGB color signal using the signal charges corresponding to two pixels adjacent along columns corresponding to two rows considered can be realized in accordance with the following equations 4 to 6 when four pixels are used.

[0036]

$$R_{11} = (W_{11} + W_{12} + Ye_{21} - 2Cy_{22})/3 \qquad \cdots \quad \text{Eq. 4}$$

$$G_{11} = (2Ye_{21} + 2Cy_{22} - W_{11} - W_{12})/6 \qquad \cdots \quad \text{Eq. 5}$$

$$B_{11} = (W_{11} + W_{12} + Cy_{22} - Ye_{21})/3 \qquad \cdots \quad \text{Eq. 6}$$

$$[0037]$$

Figs. 6(A), (B) and (C) are timing charts in a case where the signal charges respectively accumulated in the photodiodes 11 are shifted to the vertical transfer paths 12 by 1/2 pixel thinning. Fig. 6(B) is an enlarged view showing a time period Δ t3 shown in Fig. 6(A), and Fig. 6(C) is an enlarged view showing a time period Δ t4 shown in Fig. 6(B).

[0038]

15

At the time T30, vertical transfer pulses respectively

fed to the vertical transfer electrodes other than the vertical

transfer electrodes V4 and V8 are at an L level. Consequently,

potential wells are respectively formed under the vertical

transfer electrodes other than the vertical transfer

electrodes V4 and V8. Potential barriers are respectively

formed under the vertical transfer electrodes V4 and V8.

[0039]

At the time T31, transfer gate pulses ϕ TG1B, ϕ TG3B, ϕ

TG5A, and ϕ TG7A are respectively fed to the transfer gates 13 corresponding to the vertical transfer electrodes V1B, V3B, V5A, and V7A. Consequently, the signal charges respectively accumulated in the photodiodes 11 in the (8m+1)-th row, the (8m+2)-th row, the (8m+7)-th row, and the (8m+8)-th row are shifted from the photodiodes 11 to the vertical transfer paths 12. The signal charges respectively accumulated in the other photodiodes 11 are not shifted from the photodiodes 11 to the vertical transfer paths 12. Accordingly, 1/2 pixel thinning is accomplished.

[0040]

5

10

15

20

25

The signal charges shifted to the vertical transfer paths 12 are vertically transferred in the vertical transfer paths 12 and are inputted to the horizontal transfer path 15 in the same manner as in reading out all pixels.

[0041]

The signal charges respectively accumulated in the photodiodes 11 in the (8m+1)-th row and the (8m+2)-th row are substantially considered as signal charges corresponding to one row, and are inputted to the horizontal transfer path 15. The signal charges respectively accumulated in the photodiodes 11 in the (8m+7)-th row and the (8m+8)-th row are substantially considered as signal charges corresponding to one row, and are inputted to the horizontal transfer path 15. The order of color signal components respectively represented by the signal charges accumulated in the photodiodes 11 in the (8m+1)-th row and the (8m+2)-th row which are substantially considered as

signal charges corresponding to one row is a repetition of B G, R and G. Similarly, the order of color signal components respectively represented by the signal charges accumulated in the photodiodes in the (8m+7)-th row and the (8m+8)-th row which are substantially considered as signal charges corresponding to one row is a repetition of R, G, B and G.

[0042]

10

15

20

25

As described in the foregoing, the RGB color components respectively represented by the signal charges substantially corresponding to one row considered which are inputted to the horizontal transfer path 15 differ in order for each row (see Fig. 4). Complementary colors generated even in the same column differ for each row, as described above, thereby making it possible to prevent a false signal from being generated.

[0043]

Figs. 7 and 8 are timing charts showing how pixels are mixed in the horizontal transfer path 15. Fig. 7 is a timing chart showing horizontal transfer in odd rows (rows substantially considered when inputted to the horizontal transfer path 15), and Fig. 8 is a timing chart showing horizontal transfer in even rows. In Figs. 7 and 8, electrodes H1 to H6 in the horizontal transfer path 15 are indicated by numerical values.

[0044]

At the time t61, horizontal transfer pulses ϕ H2, ϕ H4, and ϕ H6 are respectively applied to the horizontal transfer electrodes H2, H4, and H6. Consequently, signal charges each

representing a G, R, or B light component are shifted from the vertical transfer paths 12 to the portions under the horizontal transfer electrodes H2, H4, and H6.

[0045]

5

10

15

20

25

At the time t62, horizontal transfer pulses ϕ H1, ϕ H3, and ϕ H6 are respectively applied to the horizontal transfer electrodes H1, H3, and H6. Consequently, two of the signal charges respectively representing an R light component, a G light component, and a B light component are mixed, and the other signal charge is transferred only by an amount (length or pitch) corresponding to one horizontal transfer electrode. For example, the signal charge representing the G light component and the signal charge representing the R light component are mixed, as indicated by a reference numeral A1 in Fig. 7.

[0046]

At the time t63, horizontal transfer pulses ϕ H2 and ϕ H6 are respectively applied to the horizontal transfer electrodes H2 and H6. Consequently, the signal charges are transferred only by an amount (length or pitch) corresponding to one horizontal transfer electrode in the horizontal direction.

[0047]

At the time t64, horizontal transfer pulses ϕ H1 and ϕ H6 are respectively applied to the horizontal transfer electrodes H1 and H6. Consequently, the signal charges respectively representing three light components R, G, and B

are mixed in any one of a combination of G, R and G, a combination of B, G and R, and a combination of G, B and G. For example, the signal charges respectively representing light components G, R and G are mixed, as indicated by a reference numeral A2 in Fig. 7.

[0048]

5

10

15

20

25

At the time t65, a horizontal transfer pulse ϕ H6 is applied to the horizontal transfer electrode H6.

Consequently, the mixed signal charges are stored under the one horizontal transfer electrode H6. The signal charges represent any one of complementary colors, i.e., white (W), yellow (Ye), or cyan (Cy) depending on a combination of light components R, G and B. The signal charges representing a combination of light components G, R and G are mixed, as indicated by reference numerals A2 and A3 shown in Fig. 7, so that the signal charges represent yellow. The signal charges representing a combination of light components R, G and B are mixed, so that the signal charges represent white. The signal charges representing a combination of light components G, B and G are mixed, so that the signal charges represent cyan.

[0049]

The RGB color signal is converted into color signals in complementary colors, i.e, cyan, yellow and white by mixing pixels corresponding to the signal charges. Accordingly, the amount of the signal charges to be substantially transferred is reduced. The signal charges can be quickly transferred when they are horizontally transferred.

[0050]

A case where the signal charges respectively accumulated in the photodiodes 11 in even rows are horizontally transferred is the same as a case where the signal charges respectively accumulated in the photodiodes in odd rows are horizontally transferred.

[0051]

Although in the above-mentioned embodiment, description was made of the CCD in the honeycomb arrangement, the present invention is also applicable to CCDs other than the CCD in the honeycomb arrangement.

[0052]

10

15

20

25

Figs. 8 to 12 are used in description for driving a CCD of an interline transfer type in order to prevent a false signal from being generated.

[0053]

Fig. 8 illustrates a part of a light receiving surface of the interline transfer type CCD.

[0054]

A lot of photodiodes 21 are arranged in the row direction and in the column direction. Vertical transfer paths 22 are formed through transfer gates 23 on the left side of the photodiodes 21. Vertical transfer electrodes V1A, V2, V3A, V4, V5, V6, V7, V8, V1B, and V3B are periodically provided on the vertical transfer paths 22. Vertical transfer pulses ϕ V1A, ϕ V2, ϕ V3A, ϕ V4, ϕ V5, ϕ V6, ϕ V7, ϕ V8, ϕ V1B and ϕ V3B corresponding to the vertical transfer electrodes V1A, V2, V3A,

V4, V5, V6, V7, V8, V1B, and V3B are applied.

[0055]

5

10

15

Color filters (assigned a letter "G") which allow the transmission of a green light component are respectively formed on the photodiodes 21 in odd columns. On the photodiodes 21 in even columns, color filters (assigned a letter "R") which allow the transmission of a red light component and color filters (assigned a letter "B") which allow the transmission of a blue light component are alternately formed for each row such that they differ in the adjacent even columns.

[0056]

Furthermore, a horizontal transfer path 25 is provided on the output side of the vertical transfer paths 22.

[0057]

Figs. 9(A), (B) and (C) and Figs. 10(A), (B) and (C) are timing charts in a case where all pixels are read out in the interline transfer type CCD shown in Fig. 8.

[0058]

In Fig. 9(A), pixels in an odd field are read out in a time period Δ t4. Fig. 9(B) is an enlarged view of the time period Δ t4. Fig. 9(C) is an enlarged view of a time period Δ t5 shown in Fig. 9(B).

[0059]

At the time T35, the vertical transfer pulses ϕ V1A, ϕ V1B, and ϕ V5 are respectively applied to the vertical transfer electrodes V1A, V1B, and V5, so that potential wells are respectively formed. At the time T36, transfer gate pulses ϕ

TG1A, ϕ TG1B, and ϕ TG5 are respectively applied to the transfer gates 23, so that signal charges respectively accumulated in the photodiodes 21 in the (8m+1)-th row, the (8m+3)-th row, the (8m+5)-th row, and the (8m+7)-th row are shifted to the vertical transfer paths 22. The shifted signal charges are transferred in the vertical transfer path 22, and are fed to the horizontal transfer path 25. The signal charges are outputted from the horizontal transfer path 25, thereby obtaining a video signal in an odd field.

[0060]

10

15

20

25

In Fig. 9(A), pixels in an even field are read out in a time period Δ t6. Fig. 10(A) is an enlarged view of the time period Δ t6. Fig. 10(B) is an enlarged view of a time period Δ t7 shown in Fig. 10(A).

[0061]

At the time T40, the vertical transfer pulses ϕ V1A, ϕ V1B, and ϕ V5 are respectively applied to vertical transfer electrodes V1A, V1B, and V5, so that potential wells are respectively formed. At the time T41, transfer gate pulses ϕ TG3A, ϕ TG3B, and ϕ TG5 are respectively applied to the transfer gates 23, so that signal charges respectively accumulated in the photodiodes 21 in the (8m+2)-th row, the (8m+4)-th row, the (8m+6)-th row, and the (8m+8)-th row are shifted to the vertical transfer paths 22. The shifted signal charges are transferred in the vertical transfer paths 22, and are fed to the horizontal transfer path 25. The signal charges are outputted from the horizontal transfer path 25, thereby obtaining a video signal

in an even field.

[0062]

When such 1/4 pixel thinning that pixels are periodically thinned every four pixels in the vertical direction is performed in the interline transfer type CCD as shown in Fig. 8, the order of color components respectively represented by signal charges corresponding to one row which are inputted to the horizontal transfer path 25 is a repetition of G, R, B and G. When complementary colors are generated, as described above, they are the same in the same column.

[0063]

10

15

20

25

In the present embodiment, therefore, 1/4 pixel thinning is realized in such a manner that vertical transfer pulses ϕ TG1B, ϕ TG3B, ϕ TG5A, and ϕ TG7A are respectively applied to the transfer gates 11. The order of color components respectively represented by signal charges inputted to the horizontal transfer path 25 is a repetition of G, R, G and B in odd rows, while being a repetition of G, B, G and R in even rows. When the signal charges corresponding to three pixels are mixed, yellow and cyan even in the same column appear in different orders in odd rows and even rows, as shown in Fig. 12. The signal charges can be reproduced to the RGB color signal using two pixels adjacent along columns corresponding to two rows, thereby making it possible to prevent a false signal from being generated.

[0064]

Figs. 13(A), (B) and (C) are timing charts in a case where

1/4 pixel thinning is performed. Fig. 13(B) is an enlarged view of a time period Δ t8 shown in Fig. 13(A), and Fig. 13(C) is an enlarged view of a time period Δ t9 shown in Fig. 13(B).

[0065]

5

10

15

20

25

When 1/4 pixel thinning is performed, the vertical transfer pulses ϕ V1A and ϕ V1B are respectively applied to the vertical transfer electrodes V1A and V1B at the time T50. Consequently, potential wells are respectively formed under the vertical transfer electrodes V1A and V1B. At the time T51, transfer gate pulses ϕ TG1B and ϕ TG3B are respectively applied to the transfer gates 23. Consequently, signal charges respectively accumulated in the photodiodes 21 in the (8m+1)-th row and the (8m+6)-th row are shifted to the vertical transfer paths 22. Signal charges respectively accumulated in the photodiodes 21 in the (8m+2)-th row, the (8m+3)-th row, the (8m+4)-th row, the (8m+5)-th row, the (8m+7)-th row, and the (8m+8)-th row are not shifted to the vertical transfer paths 22, so that 1/4 pixel thinning is accomplished.

[0066]

The signal charges shifted to the vertical transfer paths 22 are transferred to the horizontal transfer path 25 along the vertical transfer paths 22, as described above. Further, the pixels are mixed, as described above, in the horizontal transfer path 25.

[0067]

Fig. 14 is a block diagram showing the electrical configuration of a digital still camera comprising the

above-mentioned CCD 2.

[0068]

The overall operation of the digital still camera is supervised by a CPU 44.

5 [0069]

10

15

The digital still camera comprises a driving circuit 43. The above-mentioned vertical transfer pulses, horizontal transfer pulses, and so forth are generated by the driving circuit 43, and are applied to the CCD 2. The other clock pulses are generated, and are applied to each circuit from the driving circuit 43.

[0070]

The digital still camera comprises an operation switch 45 including a switch for setting a mode, for example. A signal from the operation switch 45 and a signal from a shutter switch 46 are inputted to the CPU 44.

[0071]

Furthermore, the digital still camera comprises a strobe 42 such that strobe imaging is possible.

20 [0072]

Used as the CCD 2 in the digital still camera is one having the above-mentioned structure.

[0073]

In an imaging mode, a subject image is formed on a light receiving surface of the CCD 2 through a shutter and an f-stop 32 by a zoom lens 31. In the above-mentioned manner, complementary color signals are generated in the CCD 2. The

complementary color signals representing the subject image are inputted to an analog signal processing circuit 34. In the analog signal processing circuit 34, predetermined analog signal processing is performed. In an analog-to-digital conversion circuit 35, the complementary color signals are converted into digital image data.

[0074]

5

10

20

25

In the digital image data, a phase shift between the complementary color signals in odd and even rows is adjusted, as described above, in the digital signal processing circuit 36. For example, complementary color data corresponding to two rows are stored in line memories corresponding to two lines, and the complementary color data are subjected to sampling processing, thereby adjusting the phase shift between the complementary color data. The complementary color data between which the phase shift has been adjusted are returned (reproduced) again to RGB color image data.

[0075]

When RGB image data is generated from complementary color data corresponding to three pixels out of complementary color data corresponding to two rows, that is, complementary color data corresponding to a total of four pixels comprising two pixels and two pixels which are adjacent to each other, generation processing is performed on the basis of the equations 1 to 3, as described above.

[0076]

When the RGB image data is generated from the

complementary color data corresponding to two rows, that is, the complementary color data corresponding to a total of four pixels comprising two pixels and two pixels which are adjacent to each other, generation processing is performed on the basis of the equations 4 to 6, as described above.

[0077]

The image data outputted from the digital signal processing circuit 36 is fed to a liquid crystal display device 38 through a digital encoder 37, so that the subject image is visibly displayed. A relatively clear image in which a false signal is prevented from being generated is displayed.

[0078]

10

15

20

25

When the shutter switch 46 is pressed, the RGB image data outputted from the digital signal processing circuit 36 is temporarily stored in a memory 39. The RGB image data is read out of the memory 39, and is inputted to a compression/expansion circuit 40, where compression processing is performed. The compressed image data is recorded on a memory card 41.

[0079]

When a reproduction mode is set by the operation switch 45, the compressed image data recorded on the memory card 41 is read out. The read compressed image data is expanded in the compression/expansion circuit 40. The expanded image data is fed to the liquid crystal display device 38 through the memory 39, the digital signal processing circuit 36, and the digital encoder 37. Therefore, an image represented by the image data recorded on the memory card 41 is displayed.

[Brief Description of the Drawings]

5

10

15

25

- [Fig. 1] illustrates a part of a light receiving surface of a CCD in a honeycomb arrangement;
- [Fig. 2] (A), (B) and (C) are timing charts showing readout of all pixels in a CCD in a honeycomb arrangement;
 - [Fig. 3] is a timing chart showing vertical transfer of signal charges;
- [Fig. 4] illustrates color light components respectively represented by signal charges inputted to a horizontal transfer path;
 - [Fig. 5] illustrates complementary colors generated as a result of mixing of pixels in a horizontal transfer path;
 - [Fig. 6] (A), (B) and (C) are timing charts showing readout by 1/2 pixel thinning in a CCD in a honeycomb arrangement;
 - [Fig. 7] is a timing chart showing transfer of signal charges in a horizontal transfer path;
 - [Fig. 8] illustrates a part of a light receiving surface of a CCD in a G-stripe R/B checkered arrangement;
- [Fig. 9] (A), (B) and (C) are timing charts showing readout of all pixels in a CCD in a G-stripe R/B checkered arrangement;
 - [Fig. 10] (A) and (B) are timing charts showing readout of all pixels in a CCD in a G-stripe R/B checkered arrangement;
 - [Fig. 11] illustrates color components respectively represented by signal charges inputted to a horizontal transfer path;

[Fig. 12] illustrates complementary color components respectively represented by signal charges mixed in a horizontal transfer path;

[Fig. 13] (A), (B) and (C) are timing charts showing readout by 1/4 pixel thinning in a CCD in a G-stripe R/B checkered arrangement; and

[Fig. 14] is a block diagram showing the electrical configuration of a digital still camera.

[Description of Characters]

- 10 2 CCD
 - 11, 21 Photodiodes
 - 12, 22 Vertical transfer path
 - 13, 23 Transfer gate
 - 15, 25 Horizontal transfer path

15

[Document Name]

Abstract

[Abstract]

5


10


15

[Object] To prevent a false signal from being generated.


[Construction] In a CCD comprising a lot of photodiodes, vertical transfer paths, and a horizontal transfer path, signal charges respectively representing R, G and B color components are mixed in the horizontal transfer path. Therefore, readout of the signal charges inputted to the horizontal transfer path from the photodiodes is controlled such that the order of the color components respectively represented by the signal charges is a repetition of R, G, B and G and a repetition of B, G, R and G in every other row. When complementary colors are generated by mixing pixels in the horizontal transfer path, they differ even in the same column, thereby making it possible to prevent a false signal from being generated.

[Selected Drawing] Fig. 4






【図 3】FIG.3



【図4】 FIG.4




【図5】 FIG.5

FIRST SECOND THIRD FOURTH COLUMN COLUMN COLUMN COLUMN 第1列目 第2列目 第3列目 第4列目


ODD ROW 奇数行 EVEN ROW 偶数行 ODD ROW 奇数行 EVEN ROW 偶数行


W	Су	W	Υe
W	Ύe	W	Су
W ₁₂	Су22	W	Υe
W ₁₁	Ye ₂₁	W	Су

【図 6】 FIG.6




【図 7】 FIG.7






【図 9】 FIG.9



【図10】 FIG.10




【図11】FIG.11

【図12】 FIG.12

ODD ROW 奇数行 EVEN ROW 偶数行 ODD ROW 奇数行

Υe	W	Су	W
Су	W	Υe	W
Υe	W	Су	W

【図13】FIG.13



【図14】 FIG.14

